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UNIPOLAR MAGNETOELECTRIC input voltage requirement , so the voltage requirement can be 
MAGNETIC TUNNEL JUNCTION switched between states with a positive voltage and a zero 
voltage . 
BACKGROUND 
BRIEF DESCRIPTION OF THE DRAWINGS 
Spin - based devices offer non - volatility and compact area 
compared to complementary metal oxide semiconductor FIG . 1A shows a basic layer structure of the ME - MTJ 
( CMOS ) devices . One such spin - based device is the mag - device . 
netoelectric magnetic tunnel junction device ( MEMTJ ) , FIG . 1B shows the UMMTJ device structure showing a 
which can be thought of as a three terminal beyond - CMOS 10 floating gate between the electrode and chromia layer . 
device with logic and memory capabilities . FIG . 1C shows the UMMTJ device structure showing a 
The MEMTJ device can be fabricated at the back - end - ferroelectric / ionic conductor inserted between the electrode 
of - line ( BEOL ) of the CMOS process between metal layers and chromia layer . 
in a similar manner to that of the spin transfer torque random FIG . 2A shows a block diagram of a 2 - stage ME - MTJ 
access memory ( STT MRAM ) , making it compatible with 15 device with MOS pair for read / write operation . 
the CMOS process . FIG . 1 shows a MEMTJ device structure FIG . 2B shows a block diagram of a 2 - stage UMMTJ 
100 that includes at least two ferromagnetic layers : a fixed device with a single transistor for read / write operation . 
ferromagnetic layer 120 and a free ferromagnetic layer 140 . FIG . 3A shows an XNOR gate logic variations with two 
A thin tunnel dielectric Magnesium oxide ( MgO , or another floating gates modifying the thresholds of the chromia layer . 
suitable insulator ) insulator 130 separates the fixed ferro - 20 FIG . 3B shows a UMMTJ based majority gate with 
magnetic layer 120 and free ferromagnetic layer 140 . The separate floating gates sharing a chromia layer . 
MEMTJ stack 100 also includes an antiferromagnetic sub - FIG . 3C shows a UMMTJ based majority gate with a 
strate 110 on which the stack may be mounted and a thin merged floating gate . 
chromia ( Cr203 ) layer 150 integrated on top of a free FIG . 4A shows a CMOS flash memory cell . 
ferromagnetic ( FM ) layer 140 below the electrode 160 . 25 FIGS . 4B and 4C show the top view and cross section 
The MEMTJ structure 100 includes three CMOS - like view of the floating gate based memory cell . 
terminals : “ G ” or Gate electrode , “ D ” or Drain — Fixed FIG . 5A shows a schematic of the UMMTJ push - pull 
FM layer , and " 5 " or sourceFree FM layer . When a circuit . 
voltage VGs is applied across the electrode 160 and free FM FIG . 5B shows resistance states for different input con 
layer 140 , there is a resulting resistance change , thus a 30 ditions in an inverter configuration . 
current change is observed across the free and the fixed FM FIG . 5C shows transient simulations results for the 
layers 140 , 120 . Voltage - controlled switching of the ME UMMTJ push - pull configuration . 
layers allows switching to be achieved with low power FIG . 6A shows a 3 - stage ring oscillator using UMMTJ 
dissipation compared to the CMOS process . The device devices . 
offers the benefit of low power operation ( - a ) , nonvolatility 35 FIG . 6B shows a 3 - stage ring oscillator using MEMTJ 
and compact cell area compared to the CMOS process with devices . 
two process nodes enhancement . 
Logic circuits using the ME - MTJ devices draw on a DETAILED DESCRIPTION OF THE 
bipolar logic voltage , i . e . positive and negative polarity of EMBODIMENTS 
the supply voltage , each around 0 . 1V , and a ground supply . 40 
The supplies are required to switch the spin vector state of e required to switch the spin vector state of UMMTJ Device Operation 
the magneto - electric antiferromagnetic ( MEAFM ) chromia The switching threshold ( Vth ) of the device 101 is defined 
spin vector orientation . The switching mechanism utilized as the voltage required for switching the spin vectors of the 
for the switching of MTJ cell in the MEMTJ device is chromia layer exchange biased to the free FM layer . To 
exchange biasing . 45 adjust the Vth of the ME - MTJ device , an additional level 
The MEMTJ device 100 has been used to develop cir - shifting layer 170 may be introduced into the gate of the 
cuits , including a full - adder . In use , however , the input device 101 . This can be done in one of the following ways . 
voltage requirement is bipolar ( - 0 . 1 v to + 0 . 1 v ) , while the The first way to adjust the Vth is by placing a floating gate 
output voltage ( when the resistance across the tunnel layer ( FG ) 170 ( and insulator 175 ) between the electrode 160 and 
130 is converted to voltage ) , is Unipolar ( 0 v to 0 . 2 v ) . This 50 chromia layer 150 in the basic ME - MTJ device shown in 
can and has been resolved with the use of level shifters FIG . 1A to create the UMMTJ structure 101 shown in FIGS . 
and / or reset circuitry , but it does require additional , often 1B and 1C . The FG 170 may be programmed to offset the 
CMOS circuitry . input voltage requirement , so it can be switched between a 
positive supply ( + VDD ) and ground . This has similarities to 
SUMMARY OF THE EMBODIMENTS 55 CMOS logic “ flash ” memory that uses a FG for memory 
storage , and “ analog floating gate ” CMOS , which uses 
The device herein enables direct coupling between the floating gates for threshold trimming . The FG 170 may have 
ME - MTJ device stages . The unipolar magnetoelectric mag - a programmable charge , trimmed as shown to - 0 . 1V , 
netic tunnel junction ( UMMTJ ) device concept allows direct although this design choice is not meant to be limiting in all 
coupling of devices using only a unipolar ( positive ) supply . 60 contexts . 
This is achieved by adjusting the switching threshold of the The net voltage seen by the chromia layer 150 may range 
MEMTJ device . from - 0 . 1V to + 0 . 1V as shown in the two - stage device 200 
A unipolar magnetoelectric magnetic tunnel junction of FIG . 2A , fulfilling the switching condition of the ME 
device comprising : an electrode ; an antiferromagnetic MTJ device . As shown in FIG . 2A , each stage device 100 is 
( AFM ) substrate ; and a level adjusting layer comprising 65 the same as those shown in FIG . 1A except as described . A 
between the electrode and the antiferromagnetic substrate , reset signal 210 may be required at each stage 100 , 100 to 
wherein the level adjusting layer is programmed to offset an translate the output voltages such that the switching condi 
US 10 , 177 , 303 B2 
tion of the following ME - MTJ device is fulfilled . The FIG . 4A . If the FG 470 is not charged ( i . e . neutral ) , then the 
voltage range at ME - MTJ output may be 16 - 64 mV which device 400 operates almost like a normal MOSFET . A 
enables positive switching with no effect on negative switch positive charge in the control gate 490 creates a channel 412 
ing . This limitation results in a reset transistor 210 at each in the p - substrate 410 that carries a current from source 414 
stage . Consequently , a reset transistor 210 may not be 5 to drain 416 . If , however , the FG 470 is negatively charged , 
required to fulfill the switching criteria reducing the CMOS then this charge shields the channel region 412 from the transistor requirement by half for each stage . The sensor 220 control gate 490 and prevents the formation of a channel is configured as a current source , typically a long channel between source 414 and drain 416 . MOS device or the output node of a current mirror config FIGS . 4B and 4C show the top view and cross section ured PMOS . This acts to sense the output state of the tunnel 10 junction , which is high resistance for non - parallel spin view of a floating gate based memory cell 401 having a p - well 430 in an n - well 420 . The floating gate 470 connects states , and low resistance for parallel . The resultant output 
voltage at the “ D ” or drain node is lower in the case of a the n - well 420 and p - well 430 . FIGS . 4B and 4C are typical 
parallel spin state . configurations for an analog floating gate . TG becomes the 
An alternate way to modify the threshold is to add a FE 15 gate as seen by the outside devices , while FG becomes a 
layer or Ionic Conductor 180 shown in the FE layer structure floating gate , equivalent to the embedded version of FIG . 
102 shown in FIG . 1C , which can be programmed initially 4A . SEL is a select gate , which need not be part of the 
to the desired state and then maintain its memory state for a circuit . S becomes the source of the NMOS and D the drain 
long time . of the NMOS . In the case of FIGS . 4B and 4C , a floating 
FIG . 2B shows a two - stage device 201 similar to the 20 gate is located in an NMOS . N - well in these configurations 
two - stage device of FIG . 1A , except that the stack may be defines an N - type diffusion in the CMOS , possibly phos 
similar to the UMMTJ stack 101 , 102 using the FG 170 or phorous , the P - well represents a p - type bias into the silicon , 
FE / Ionic conductor 180 layers . The voltage shifting would generally Boron . Programming a device may be done in one 
be the same as described above with a level - shifted input , of two forms , depending on whether the layer to be pro 
such that the input and output voltage range is the same . The 25 grammed is a charge - based FG or a FE layer . 
voltage range at UMMTJ output may be is 0 - 200 mV . a ) Floating Gate UMMTJ Device Programming 
Integration of the floating gate reduces the need for the MOS One of the mechanisms to program the FG in the UMMTJ 
reset transistor 210 requirement per stage by half . device is Fowler Nordheim ( FN ) Tunneling . Analog FG 
The UMMTJ devices may be used to construct the XNOR devices use this form of charging / discharging . Appropriate 
and majority - gate logic as shown in FIGS . 3A , 3B , and 3C . 30 programming voltages may be applied through the tunnel 
The XNOR gate structure 300 of FIG . 3A includes an junction . This is programmed once , at time zero and does not 
insulator 330 separating first and second free FM layers 340 , need programming subsequently and the charge is main 
340 ' ; first and second chromia layers 350 , 350 ' ; first and tained for several years . Multiple FG based UMMTJ devices 
second floating gates 370 , 370 ' ; first and second insulators can be accessed through a programming transistor that 
375 , 375 ' ; and first and second electrodes 360 , 360 ' . The 35 contacts to the tunnel diodes used to program each FG . This 
XNOR gate structure 300 may also include terminals G1 and circuitry may be housed as CMOS support circuitry beneath 
G2 , and other terminals similar to those shown in previous the MEMTJ circuitry . If multiple FG based UMMTJ devices 
figures . The XNOR logic 300 may have two floating gates need to be programmed to the same level , say if we needed 
370 , 370 ' modifying the input voltages across the top and to " add ” or “ subtract ” 0 . 1V from a stack of devices , it is 
bottom chromia layers 350 , 350 ' . The input voltages may be 40 most efficient to program a group of devices at the same 
level - shifted using the additional layers . The operation for time , using global programming techniques . 
both the UMMTJ derived devices remains the same as the b ) Ionic Conductor / Ferroelectric UMMTJ Device Pro 
ME - MTJ version . gramming 
FIG . 3B shows a majority gate version with a shared for an ionic conductor based UMMTJ device , program 
chromia layer structure 301 where three ( or more ) floating 45 ming of the switching voltage is as follows : A large voltage 
gates 372 , 374 , 376 ; insulators 373 , 377 , 379 ; electrodes ( ~ 5 - 10V ) may be applied across the gate and free FM layer . 
362 , 364 , 366 ; and terminals G1 , G2 , and G3 form floating This is sufficient to modify the state of the Ferroelectric / 
gate substructures 300a , 300b , and 300c respectively . Each Ionic conductor . The conductor may be set to the required 
terminal G1 , G2 , G3 is connected to a separate voltage state , and the device can then be operated in MEMTJ mode , 
source Vesi , Vas , Vesz . The floating gate substructures 50 where the voltage range is suitable for switching between 
300a , 300b , and 300c are separated from one another but the ME states . 
share a chromia substructure 350a that includes a shared Unlike the FG based UMMTJ device , here , a global 
chromia layer 352 , free FM layer 342 , insulator 332 , fixed programming device may short - circuit the inputs . To avoid 
FM layer 322 , all mounted to an AFM substrate 312 . this , the device may use a global control circuit , but with 
FIG . 3C shows a majority gate version with a merged 55 individual transistors to each gate input , in a manner like a 
floating gate structure 302 that may be easier to program , but global reset ( indeed , if a global signal is required , the 
does not have flexibility to individually program threshold programming and global signal may serve dual purpose , 
voltages . The merged floating gate structure 302 includes changing only the input voltage between functions ) . 
three electrode substructures 360a , 360b , 360c that each Where precision trimming of individual devices is 
include electrodes 362 , 364 , 366 and insulators 373 , 377 , 60 required in a circuit with individual mismatch , a memory 
379 . The electrode substructures 360a , 360b , 360c share a array type configuration may be used , such that the devices 
floating gate 371 , chromia layer 353 , free FM layer 343 , can be programmed individually . The configuration may 
insulator 333 , fixed FM layer 323 , and AFM substrate 313 . resemble a DRAM cell , with an access transistor providing 
UMMTJ Device Programming access to the tunnel diode or device gate , depending on the 
A CMOS flash memory cell 400 may use a FG 470 65 type of configuration . 
( located between a silicon layer 450 and insulator 475 ) to Each gate may be accessed through a word and bit line ; 
store a bit by the presence or absence of a charge shown in the only difference being the adjustment of the bit line in 
US 10 , 177 , 303 B2 
b ) 
m 
voltage depending on the requirement of the programming b ) UMMTJ Based Ring Oscillator 
voltage . Alternatively , the word line may also be adjusted to FIG . 6A shows the 3 - stage UMMTJ ring oscillator 600 
limit the programming time . schematic using UMMTJ devices . The UMMTJ oscillator 
Retention Loss uses two UMMTJ buffers 610 , 620 and a UMMTJ inverter 
This may or may not be inevitable in both types of the 5 630 in series . This compares favorably with the ME - MTJ 
UMMTJ device . Although , it is beneficial to have the circuit for a 3 - stage ring oscillator 650 shown in FIG . 6B , 
built - in structures to enable re - programming , the options which uses three MEMTJ buffers 660 , 662 , 664 , two non 
differ depending on the type of programmable gate version inverting level shifters 670 , 672 , and an inverting level 
shifter 674 . The UMMTJ Oscillator 600 eliminates the need being employed . It is highly likely that the charge ( FG ) 10 for inter - device level shifters 670 , 672 , 674 . The UMMTJ based system will only need programming only once . This oscillator 600 can be clocked or un - clocked depending on is because the voltage of the programmed gate may typically the application requirement and power budget . Resistors or be only of the order of a hundred millivolts higher or lower current sources may be used in between the stages to read than the gate or supply voltages . The field across the oxide the state of the device . 
and thus the charge loss would be very low . The program narge loss would be very low . The program - 15 V . Applicability 
ming mechanism would most likely be in place , if field The UMMTJ concept is applicable to voltage - switched 
reprogramming was required , though additional voltages ME transistor devices , as well as anomalous hall effect transistor devices , as w ( charge pumped potentially ) would be needed in some cases . ( AHE ) device concepts . It may be possible , in addition , to 
For the case of FE - based gate voltage requirement apply this to many spintronic device concepts — noting , 
manipulation , charge loss may occur over a period of weeks 20 however , that since these do not have an intrinsic memory , 
to months , which may require reprogramming . Additional there may be less need for the technique . 
programming and selection voltages may be needed in some A non - exhaustive list of potential devices that may use the 
cases , and be included in the circuit design . Reprogramming level shifting beneficially : memory devices with voltage 
is relatively easier than initial programming , as the repro - variability and / or memory voltage limits , ME - FET , ME 
gramming would generally just need " topping off , ” likely as 25 MTJ , STT / DW , SWD , SMG . 
a batch charging process . For the ME - MTJ , and other magneto - electric devices , by 
In general , for correcting retention loss , various autoz - increasing the local electric field , using the FG concept , the 
eroing system used in op - amp design may be applied here . static magnetic field may be decreased , which allows for the 
A charge capacitor can be used to correct input offset in static magnetic field to be less than the coercive magnetic 
op - amp and amplifier , a technique that may be applied 30 field of any FM layer . Also , the input voltage requirement for 
globally , but it gets more complicated if individual devices logic operation does not match the output voltage of the 
need to be corrected for the loss . Another way of solving this device for many beyond CMOS devices . While effective 
is to initially apply the correction to individual devices and logic performance can be determined , in actual applications 
then globally for the rest of the cycles . This will depend on the lack of matching input and output requires level shifting 
the application requirement . 35 or in the case of ME - MT ) , requires reset circuitry . 
IV . UMMTJ Based Circuits The UMMTJ circuitry also does not rely on individual 
a ) CMOS Like Configuration device reset / clocking at each stage . Reprogramming of the 
FIG . 5A shows a schematic of the UMMTJ push - pull input range permits effective push - pull circuitry , like 
circuit 500 including a UMMTJ buffer 510 and UMMTJ CMOS , which can be clocked , if required at all , at a block 
inverter 520 . The UMMTJ buffer 510 may be programmed 40 level . Also , local variation in the various layers can result in 
to hold charge equivalent to + 0 . 1V and the UMMTJ inverter individual devices having different threshold voltages ( so 
to - 0 . 1V . This push - pull circuit 500 may have the same logic called mismatch ) . Mismatch is present in all current semi 
operation as a CMOS inverter but it does not require any conductor families , and is usually accounted for using 
CMOS component for operation . This overcomes the limi statistical simulations . Since most of the beyond CMOS 
tation of ME - MTJ based circuits that require a MOS pair at 45 device operate at low voltages , device correction may be 
each stage for read / write and reset operation , reducing the required . 
circuit area drastically . This also removes the requirement of While the invention has been described with reference to 
a MOS pullup transistor for the UMMTJ device to sense the the embodiments above , a person of ordinary skill in the art 
resistance across the free and fixed FM layer at each stage . would understand that various changes or modifications may 
Previously developed VerilogA based models of the ME - 50 be made thereto without departing from the scope of the 
MTJ device may be modified to enable simulations for the claims .
UMMTJ based circuits . FIGS . SB and SC show the resis 
tance states of the UMMTJ based buffer 510 and inverter The invention claimed is : 
520 and the input and output voltage ranges . The output is 1 . A unipolar magnetoelectric magnetic tunnel junction 
initially set to high . When the input goes high ( 0 . 2V ) , the 55 device comprising : 
resistance state of the UMMTJ buffer is low ( Rp ) and the an electrode ; 
inverter is high ( Rap ) . Thus , the output goes low ( 16 mV ) an antiferromagnetic ( AFM ) substrate ; and 
after 200 ps which is the intrinsic device delay in ME - MTJ a level adjusting layer comprising between the electrode 
based devices [ 8 ] . Conversely , when the input goes low and the antiferromagnetic substrate , wherein the level 
( OV ) , the resistance state of the buffer is high ( Rap ) and the 60 adjusting layer is programmed to offset an input voltage 
inverter is low ( Rp ) , resulting in a high voltage ( 184 mV ) at requirement , so the voltage requirement can be 
the output after the device delay . This validates the inverter switched between states with a positive voltage and a 
functionality . zero voltage . 
The output voltage swing is higher than the MEMTJ 2 . The unipolar magnetoelectric magnetic tunnel junction 
output voltage found in the prior art . The same circuit 65 device of claim 1 , further comprising : 
technique is applicable for any of the conventional CMOS a free ferromagnetic ( FM ) layer ; 
equivalent gates , such as NAND , NOR , AND , OR etc . a fixed ferromagnetic ( FM ) layer ; 
US 10 , 177 , 303 B2 
an insulating layer separating the free FM layer and fixed 12 . A memory device for storing digital data comprising 
FM layer ; and a unipolar magnetoelectric magnetic tunnel junction device 
wherein the free FM layer , fixed FM layer , and insulating comprising : 
layer are located between the AFM substrate and the an electrode ; 
level adjusting layer . an antiferromagnetic ( AFM ) substrate ; and 
3 . The unipolar magnetoelectric magnetic tunnel junction a level adjusting layer comprising between the electrode 
device of claim 2 , further comprising a chromia layer and the antiferromagnetic substrate , wherein the level 
located between the level adjusting layer and the free FM adjusting layer is programmed to offset an input voltage 
layer . requirement , so the voltage requirement can be 
4 . The unipolar magnetoelectric magnetic tunnel junction 10 switched between states with a positive voltage and a 
device of claim 3 , further comprising a gate terminal con zero voltage . 
nected to the electrode , a drain terminal connected to the 13 . The memory device of claim 12 , further comprising : 
fixed FM layer , and a source terminal connected to the free a free ferromagnetic ( FM ) layer ; 
FM layer . a fixed ferromagnetic ( FM ) layer ; 
5 . The unipolar magnetoelectric magnetic tunnel junction 15 ic magnetic tunnel junction 15 an insulating layer separating the free FM layer and fixed 
device of claim 4 , further comprising a voltage source with FM layer ; and 
wherein the free FM layer , fixed FM layer , and insulating voltage applied to the electrode at the gate terminal and free 
FM layer at the source terminal . layer are located between the AFM substrate and the 
6 . The unipolar magnetoelectric magnetic tunnel junction level adjusting layer . 
device of claim 1 , wherein the level adjusting layer com - 20 2014 . The memory device of claim 13 , further comprising a chromia layer located between the level adjusting layer and prises a floating gate . 
7 . The unipolar magnetoelectric magnetic tunnel junction the free FM layer . 
device of claim 6 , wherein the floating gate is programmed 15 . The memory device of claim 14 , further comprising a by applying an appropriate programming voltage through a gate terminal connected to the electrode , a drain terminal 
tunnel junction . 25 connected to the fixed FM layer , and a source terminal 
8 . The unipolar magnetoelectric magnetic tunnel junction agnetoelectric magnetic tunnel junction connected to the free FM layer . 
device of claim 1 , wherein the level adjusting layer com 16 . The memory device of claim 15 , further comprising a 
prises a ferroelectric layer that can be programmed to a voltage source with voltage applied to the electrode at the 
desired state . gate terminal and free FM layer at the source terminal . 
9 . The unipolar magnetoelectric magnetic tunnel junction 30 30 17 . The memory device of claim 12 , wherein the level 
device of claim 8 , wherein the programming to the desired adjusting layer comprises a floating gate . 
state includes applying a voltage to the level adjusting layer 18 . The memory device of claim 17 , wherein the floating 
sufficient to modify a state of the level adjusting layer . gate is programmed by applying an appropriate program 
10 . The unipolar magnetoelectric magnetic tunnel junc ming voltage through a tunnel junction . 
tion device of claim 1 . wherein the level adjusting laver 35 19 . The memory device of claim 12 , wherein the level 
comprises an ionic conductor that can be programmed to a adjusting layer comprises a ferroelectric layer that can be 
desired state . programmed to a desired state . 
11 . The unipolar magnetoelectric magnetic tunnel junc 20 . The memory device of claim 19 , wherein the pro 
tion device of claim 10 , wherein the programming to the gramming to the desired state includes applying a voltage to desired state includes applying a voltage to the level adjust - 40 + 40 the level adjusting layer sufficient to modify a state of the 
ing layer sufficient to modify a state of the level adjusting level adjusting layer . 
layer . 
